



The Abdus Salam
International Centre
for Theoretical Physics



Modern Computer Architectures

Ivan Girotto – igirotto@ictp.it

Information & Communication Technology Section (ICTS)
International Centre for Theoretical Physics (ICTP)


Performance Metrics

- When all CPU component work at maximum speed that is called *peak of performance*
 - Tech-spec normally describe the theoretical peak
 - Benchmarks measure the real peak
 - Applications show the real performance value
- CPU performance is measured as:
 - Floating point operations per seconds FLOP/s
- The real performance is in many cases mostly related to the memory bandwidth (Bytes/s) and the exploitation of the parallelism within the CPU



John Von Neumann


The Classical Model



The Instruction Processing Cycle

- Fetch: read the next instruction from memory
 - 001000 00001 00010 000000100001000
- Decode: operands and operation are decoded
 - add, \$r1, \$r2, 10
- Load: retrieve the data from memory to registers
- Execute: execute the instruction
 - $\$r1 = 4500 + 10$
- Store: store the results


Sequential Processing



Pipelining




Pipelining



Superscalarizing



Loops and Pipeline



```
for( i = 0; i < N; i += 1 )
{
    A[i] = s * A[i]
}
```

Loop: load r1, A(i)
 load r2, s
 mult r3, r2, r1
 store A(i), r3
 branch => loop

The CPU Memory Hierarchy



The diagram illustrates the CPU memory hierarchy as a pyramid with three levels. The top level is a teal triangle labeled 'CPU Registers'. The middle level is a red trapezoid labeled 'CACHE'. The bottom level is a dark blue trapezoid labeled 'MAIN MEMORY'. To the right of the pyramid, there is a teal horizontal bar labeled 'COMPUTATION' at the top and a yellow horizontal bar labeled 'APPLICATION DATA' at the bottom. A large red double-headed arrow with diagonal hatching connects the 'COMPUTATION' bar to the 'APPLICATION DATA' bar, indicating bidirectional data flow between these two stages.

CPU
Registers

CACHE

MAIN MEMORY

COMPUTATION


APPLICATION DATA

Cache Memory

- Expensive (SRAM) high-speed memory
- Relatively low-capacity in regards to RAM
- Cache Memory are for Instructions (i.e., L1I) and for Data (i.e., L1D)
- Modern CPU are designed with several levels of cache memories

Cache Memory

```
Loop: load r1, A(i)
      load r2, s
      mult r3, r2, r1
      store A(i), r2
      branch => loop
```




- Designed for temporal/spatial locality
- Data is transferred to cache in blocks of fixed size, called *cache lines*.
- Operation of LOAD/STORE can lead at two different scenario:
 - *cache hit*
 - *cache miss*

Caches


- Fast memory to exploit spatial and temporal locality!




The CPU Memory Hierarchy




HPC Trend and Moore's Law



To the Extreme - Parallel Inside



Vector Units for processing multiple data in //




Pipelined/Superscalar design: multiple functional units operate concurrently


Few basic rules for optimized codes

- Do less work!!
 - Elimination of common sub-expressions
- Avoid expensive operations
 - Reduce your math to cheap operations
 - Avoid branches
- Think as a the compiler works
 - Enhance the compiler

Symmetric Multiprocessors (SMP)





Modern NUMA Multicores




The AMD Opteron 6380 Abu Dhabi 2.5GHz

Machine (128GB)




The Intel Xeon E5-2665 Sandy Bridge-EP 2.4GHz

Machine (32GB)




State of the art

- AMD



- Intel



Threading and Vectorization

